

# FMS3110/3115 Triple Video D/A Converters 3 x 10 bit, 150 Ms/s

### **Features**

- 10-bit resolution
- 150 megapixels per second
- $\pm 0.1\%$  linearity error
- · Sync and blank controls
- 1.0V p-p video into 37.5 $\Omega$  or 75 $\Omega$  load
- Internal bandgap voltage reference
- Double-buffered data for low distortion
- TTL-compatible inputs
- · Low glitch energy
- Single +5 Volt power supply

# **Applications**

- Video signal conversion
  - RGB
  - YCBCR
- Composite, Y, C
- Multimedia systems
- Image processing
- True-color graphics systems (1 billion colors)
- Broadcast television equipment
- High-Definition Television (HDTV) equipment
- · Direct digital synthesis

**Block Diagram** 

## Description


FMS3110/3115 products are low-cost triple D/A converters that are tailored to fit graphics and video applications where speed is critical. Two speed grades are available:

FMS3110	100 Ms/s
FMS3115	150 Ms/s

TTL-level inputs are converted to analog current outputs that can drive  $25-37.5\Omega$  loads corresponding to doubly-terminated  $50-75\Omega$  loads. A sync current following SYNC input timing is added to the IOG output. BLANK will override RGB inputs, setting IOG, IOB and IOR currents to zero when BLANK = L. Although appropriate for many applications the internal 1.235V reference voltage can be overridden by the VREF input.

Few external components are required, just the current reference resistor, current output load resistors, and decoupling capacitors.

Package is a 48-lead LQFP. Fabrication technology is CMOS. Performance is guaranteed from 0 to  $70^{\circ}$ C.



## **Functional Description**

Within the FMS3110/3115 are three identical 10-bit D/A converters, each with a current source output. External loads are required to convert the current to voltage outputs. Data inputs RGB7-0 are overridden by the BLANK input. SYNC = H activates, sync current from IOS for sync-on-green video signals.

### **Digital Inputs**

All digital inputs are TTL-compatible. Data is registered on the rising edge of the CLK signal. Following one stage of pipeline delay, the analog output changes t<sub>DO</sub> after the rising edge of CLK.

### SYNC and BLANK

SYNC and BLANK inputs control the output level (Figure 1and Table 1) of the D/A converters during CRT retraceintervals. BLANK forces the D/A outputs to the blankinglevel while  $\overline{SYNC} = L$  turns off a current source that isconnected to the green D/A converter.  $\overline{SYNC} = H$  adds a 40IRE sync pulse to the green output,  $\overline{SYNC} = L$  sets the greenoutput to 0.0 Volts during the sync tip.  $\overline{SYNC}$  and  $\overline{BLANK}$ are registered on the rising edge of CLK.

 $\overline{\text{BLANK}}$  gates the D/A inputs and sets the pedestal voltage. If  $\overline{\text{BLANK}}$  = HIGH, the D/A inputs are added to a pedestal which offsets the current output. If  $\overline{\text{BLANK}}$  = Low, data inputs and the pedestal are disabled.




Figure 1. Nominal Output Levels

Each D/A output is a current source. To obtain a voltage output, a resistor must be connected to ground. Output voltage depends upon this external resistor, the reference voltage, and the value of the gain-setting resistor connected between  $R_{REF}$  and GND.

Normally, a source termination resistor of 75 Ohms is connected between the D/A current output pin and GND near the D/A converter. A 75 Ohm line may then be connected with another 75 Ohm termination resistor at the far end of the cable. This "double termination" presents the D/A converter with a net resistive load of 37.5 Ohms.

The FMS3110/3115 may also be operated with a single 75 Ohm terminating resistor. To lower the output voltage swing to the desired range, the nominal value of the resistor on  $R_{REF}$  should be doubled.

### **Voltage Reference**

All three D/A converters are supplied with a common voltage reference. Internal bandgap voltage reference voltage is +1.235 Volts with a  $3K\Omega$  source resistance. An external voltage reference may be connected to the VREF pin, overriding the internal voltage reference.

A  $0.1\mu$ F capacitor must be connected between the COMP pin and V<sub>DD</sub> to stabilize internal bias circuitry and ensure low-noise operation.

#### **Power and Ground**

Required power is a single +5.0 Volt supply. To minimize power supply induced noise, analog +5V should be connected to V<sub>DD</sub> pins with 0.1 and 0.01  $\mu$ F decoupling capacitors placed adjacent to each V<sub>DD</sub> pin or pin pair.

The high slew-rate of digital data makes capacitive coupling to the outputs of any D/A converter a potential problem. Since the digital signals contain high-frequency components of the CLK signal, as well as the video output signal, the resulting data feedthrough often looks like harmonic distortion or reduced signal-to-noise performance. All ground pins should be connected to a common solid ground plane for best performance.


#### DATA SHEET

	Bl	ue and Red D/	As		Green D/A	
RGB9-0 (MSBLSB)	SYNC	BLANK	Vout	SYNC	BLANK	Vout
11 1111 1111	Х	1	0.7140	1	1	1.0000
11 1111 1111	Х	1	0.7140	0	1	0.7140
11 1111 1110	Х	1	0.7134	1	1	0.9994
11 1111 1101	Х	1	0.7127	1	1	0.9987
•	٠	•	•	•	•	•
•	•	•	•	•	•	•
10 0000 0000	Х	1	0.3843	1	1	0.6703
01 1111 1111	Х	1	0.3837	1	1	0.6697
•	•	•	•	•	•	•
•	•	•	•	•	•	•
00 0000 0010	Х	1	0.0553	1	1	0.3413
00 0000 0001	Х	1	0.0546	1	1	0.3406
00 0000 0000	Х	1	0.0540	1	1	0.3400
XX XXXX XXXX	Х	0	0.0000	1	0	0.2860
XX XXXX XXXX	Х	0	0.0000	0	0	0.0000

#### Table 1. Output Voltage Versus Input Code, SYNC and BLANK

 $V_{REF}$  = 1.235 V,  $R_{REF}$  = 590  $\Omega$ ,  $R_{L}$  = 37.5  $\Omega$ 

Pin Assignments



# **Pin Descriptions**

Pin Name	Pin Number	Value	Description
Clock and I	Pixel I/O		
CLK	26	TTL	<b>Clock Input.</b> The clock input is TTL-compatible and all pixel data is registered on the rising edge of CLK. It is recommended that CLK be driven by a dedicated TTL buffer to avoid reflection induced jitter, overshoot, and undershoot.
R <sub>9-0</sub>	47-37	TTL	<b>Red Pixel Data Inputs.</b> TTL-compatible Red Data Inputs are registered on the rising edge of CLK.
G9-0	48, 9–1	TTL	<b>Green Pixel Data Inputs.</b> TTL-compatible Green Data Inputs are registered on the rising edge of CLK.
B9-0	23–14	TTL	Blue Pixel Data Inputs. TTL-compatible Blue Data Inputs are registered on the rising edge of CLK.
Controls			
SYNC	11	TTL	Sync Pulse Input. Bringing SYNC LOW, turns off a 40 IRE (7.62 mA) current source which forms a sync pulse on the Green D/A converter output. SYNC is registered on the rising edge of CLK with the same pipeline latency as BLANK and pixel data. SYNC does not override any other data and should be used only during the blanking interval. Since this is a single-supply D/A and all signals are positive-going, sync is added to the bottom of the Green D/A range. So turning SYNC OFF means turning the current source ON. When a sync pulse is desired, the current source is turned OFF. If the system does not require sync pulses from the Green D/A converter, SYNC should be connected to GND.
BLANK	10	TTL	<b>Blanking Input.</b> When BLANK is LOW, pixel inputs are ignored and the D/A converter outputs fall to the blanking level. BLANK is registered on the rising edge of CLK and has the same pipeline latency as SYNC.
Video Outp	uts		
IOR	33	0.714 V <sub>p-p</sub>	<b>Red Current Output.</b> The current source outputs of the D/A converters are capable of driving RS-343A/SMPTE-170M compatible levels into doubly-terminated 75 Ohm lines.
IO <sub>G</sub>	32	1 V <sub>p-p</sub>	<b>Green Current Output.</b> The current source outputs of the D/A converters are capable of driving RS-343A/SMPTE-170M compatible levels into doubly-terminated 75 Ohm lines. Sync pulses may be added to the Green D/A output.
IOB	29	0.714 V <sub>p-p</sub>	<b>Blue Current Output.</b> The current source outputs of the D/A converters are capable of driving RS-343A/SMPTE-170M compatible levels into doubly-terminated 75 Ohm lines.

# Pin Descriptions (continued)

Pin Name	Pin Number	Value	Description
Voltage Ref	erence		
VREF	35	+1.235 V	Voltage Reference Output/Input. An internal voltage source of $+1.235$ Volts is output on this pin. An external $+1.235$ Volt reference may be applied here which overrides the internal reference. Decoupling V <sub>REF</sub> to GND with a $0.1\mu$ F ceramic capacitor is required.
RREF	36	560 Ω	Current-Setting Resistor. Full-scale output current of each D/A converter is determined by the value of the resistor connected between R <sub>REF</sub> and GND. Nominal value of R <sub>REF</sub> is found from: R <sub>REF</sub> = 9.1 (V <sub>REF</sub> /I <sub>FS</sub> ) where I <sub>FS</sub> is the full-scale (white) output current (in amps) from the D/A converter (without sync). Sync is 0.4 * I <sub>FS</sub> .
			D/A full-scale (white) current may also be calculated from: IFS = VFS/RL Where VFS is the white voltage level and RL is the total resistive load (in ohms) on each D/A converter. VFS is the blank to full-scale voltage.
COMP	34	0.1 µF	<b>Compensation Capacitor.</b> A 0.1 µF ceramic capacitor must be connected between COMP and V <sub>DD</sub> to stabilize internal bias circuitry.
Power and	Ground		
Vdd	12, 30, 31	+5 V	Power Supply.
GND	27, 28	0.0V	Ground.

# **Equivalent Circuits**




Figure 2. Equivalent Digital Input Circuit




Figure 3. Equivalent Analog Output Circuit

## Equivalent Circuits (continued)




Figure 4. Equivalent Analog Input Circuit

### Absolute Maximum Ratings (beyond which the device may be damaged)<sup>1</sup>

Parameter	Min	Тур	Max	Unit
Power Supply Voltage			4	
VDD (Measured to GND)	-0.5		7.0	V
Inputs				
Applied Voltage (measured to GND) <sup>2</sup>	-0.5		VDD + 0.5	V
Forced Current <sup>3,4</sup>	-10.0		10.0	mA
Outputs				
Applied Voltage (measured to GND) <sup>2</sup>	-0.5		VDD + 0.5	V
Forced Current <sup>3,4</sup>	-60.0		60.0	mA
Short Circuit Duration (single output in HIGH state to ground)			Infinite	second
Temperature				
Operating, Ambient	-20		110	°C
Junction			150	°C
Lead Soldering (10 seconds)			300	°C
Vapor Phase Soldering (1 minute)			220	°C
Storage	-65		150	°C

Notes:

1. Functional operation under any of these conditions is NOT implied. Performance and reliability are guaranteed only if Operating Conditions are not exceeded.

2. Applied voltage must be current limited to specified range.

3. Forcing voltage must be limited to specified range.

4. Current is specified as conventional current flowing into the device.

# **Operating Conditions**

Param	eter		Min	Nom	Max	Units
Vdd	Power Supply Voltage		4.75	5.0	5.25	V
fs	Conversion Rate	FMS3110			100	Msps
		FMS3115			150	Msps
tpwh	CLK Pulsewidth, HIGH	FMS3110	3.1			ns
		FMS3115	2.5			ns
tpwl	CLK Pulsewidth, LOW	FMS3110	3.1			ns
		FMS3115	2.5			ns
tw	CLK Pulsewidth	FMS3110	10			ns
		FMS3115	6.6			ns
ts	Input Data Setup Time		1.7			ns
th	Input Date Hold Time		0			ns
VREF	Reference Voltage, External		1.0	1.235	1.5	V
Сс	Compensation Capacitor			0.1		μF
RL	Output Load			37.5		Ω
VIH	Input Voltage, Logic HIGH		2.0		VDD	V
VIL	Input Voltage, Logic LOW		GND		0.8	V
TA	Ambient Temperature, Still Air		0		70	٥C

## **Electrical Characteristics**

Parame	ter	Conditions <sup>3</sup>	Min	Typ <sup>1</sup>	Max	Units
IDD	Power Supply Current <sup>2</sup>	V <sub>DD</sub> = Max			125	mA
PD	Total Power Dissipation <sup>2</sup>	V <sub>DD</sub> = Max			655	mW
Ro	Output Resistance			100		kΩ
Со	Output Capacitance	IOUT = 0mA			30	pF
Ιн	Input Current, HIGH	V <sub>DD</sub> = Max, V <sub>IN</sub> = 2.4V			-5	μA
IIL	Input Current, LOW	V <sub>DD</sub> = Max, V <sub>IN</sub> = 0.4V			5	μA
IREF	VREF Input Bias Current			0	±100	μA
VREF	Reference Voltage Output			1.235		V
Voc	Output Compliance	Referred to VDD	-0.4	0	+1.5	V
CDI	Digital Input Capacitance			4	10	pF

#### Notes:

1. Values shown in Typ column are typical for VDD = +5V and TA = 25°C.

2. Minimum/Maximum values with  $V_{DD}$  = Max and T<sub>A</sub> = Min.

3. VREF = 1.235V, RLOAD = 37.5 $\Omega$ , RREF = 540 $\Omega$ 

## **Switching Characteristics**

Parameter		Conditions <sup>2</sup>	Min	Typ <sup>1</sup>	Max	Units
tD	Clock to Output Delay	VDD = Min		10	15	ns
tSKEW	Output Skew			1	2	ns
tR	Output Risetime	10% to 90% of Full Scale			3	ns
tF	Output Falltime	90% to 10% of Full Scale			3	ns

#### Notes:

1. Values shown in Typ column are typical for VDD = +5V and TA =  $25^{\circ}$ C.

2.  $V_{REF} = 1.235V$ ,  $R_{LOAD} = 37.5\Omega$ ,  $R_{REF} = 590\Omega$ .

# **System Performance Characteristics**


Parameter		Conditions <sup>2</sup>	Min	Typ <sup>1</sup>	Max	Units
ELI	Integral Linearity Error	VDD, VREF = Nom		±0.1	±0.25	%/FS
ELD	Differential Linearity Error	V <sub>DD</sub> , V <sub>REF</sub> = Nom		±0.1	±0.25	%/FS
Edm	DAC to DAC Matching	V <sub>DD</sub> , V <sub>REF</sub> = Nom		3	10	%
PSR	Power Supply Rejection Ratio				0.05	%/%

#### Notes:

1. Values shown in Typ column are typical for  $V_{DD} = +5V$  and  $T_A = 25^{\circ}C$ .

2.  $V_{REF} = 1.235V$ ,  $R_{LOAD} = 37.5\Omega$ ,  $R_{REF} = 590\Omega$ .

## **Timing Diagram**



### **Applications Discussion**

Figure 5 illustrates a typical FMS3110/3115 interface circuit. In this example, an optional 1.2 Volt bandgap reference is

connected to the  $\ensuremath{\mathsf{VREF}}$  output, overriding the internal voltage reference source.

#### Grounding

It is important that the FMS3110/3115 power supply is wellregulated and free of high-frequency noise. Careful power supply decoupling will ensure the highest quality video signals at the output of the circuit. The FMS3110/3115 has separate analog and digital circuits. To keep digital system noise from the D/A converter, it is recommended that power supply voltages (V<sub>DD</sub>) come from the system analog power source and all ground connections (GND) be made to the analog ground plane. Power supply pins should be individually decoupled at the pin.

#### **Printed Circuit Board Layout**

Designing with high-performance mixed-signal circuits demands printed circuits with ground planes. Overall system performance is strongly influenced by the board layout. Capacitive coupling from digital to analog circuits may result in poor D/A conversion. Consider the following suggestions when doing the layout:

1. Keep the critical analog traces (V<sub>REF</sub>, I<sub>REF</sub>, COMP, IOS, IOR, IOG) as short as possible and as far as possible from all digital signals. The FMS3110/3115 should be located near the board edge, close to the analog output connectors.

- 2. Power plane for the FMS3110/3115 should be separate from that which supplies the digital circuitry. A single power plane should be used for all of the VDD pins. If the power supply for the FMS3110/3115 is the same as that of the system's digital circuitry, power to the FMS3110/3115 should be decoupled with  $0.1\mu$ F and  $0.01\mu$ F capacitors and isolated with a ferrite bead.
- 3. The ground plane should be solid, not cross-hatched. Connections to the ground plane should have very short leads.
- 4. If the digital power supply has a dedicated power plane layer, it should not be placed under the FMS3110/3115, the voltage reference, or the analog outputs. Capacitive coupling of digital power supply noise from this layer to the FMS3110/3115 and its related analog circuitry can have an adverse effect on performance.
- 5. CLK should be handled carefully. Jitter and noise on this clock will degrade performance. Terminate the clock line carefully to eliminate overshoot and ringing.

### **Related Products**

- FMS38XX Triple 8-bit 150 Msps D/A Converters
- FMS9884A 3 x 8-bit 140 Ms/s A/D Converter





Figure 5. Typical Interface Circuit


### 48-Lead LQFP Package

Symbol	Inches		Millim	Notes	
Symbol	Min.	Max.	Min.	Max.	Notes
Α	.055	.063	1.40	1.60	
A1	.001	.005	.05	.15	
A2	.053	.057	1.35	1.45	
В	.006 .010 .17		.17	.27	7
D/E	.346	.362	8.8	9.2	8
D1/E1	.268	.284	6.8	7.2	2
е	.019	BSC	.50		
L	.017	.029	.45	.75	6
Ν	4	8	48		4
ND	1	2	1	2	5
α	0°	<b>7</b> °	0°	<b>7</b> °	
CCC	.0	.004 0.08		08	

#### Notes:

- 1. All dimensions and tolerances conform to ANSI Y14.5M-1982.
- 2. Dimensions "D1" and "E1" do not include mold protrusion. Allowable protrusion is 0.25mm per side. D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 3. Pin 1 identifier is optional.
- 4. Dimension ND: Number of terminals.
- 5. Dimension ND: Number of terminals per package edge.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. Dimension "B" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum B dimension by more than 0.08mm. Dambar can not be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07mm for 0.4mm and 0.5mm pitch packages.
- 8. To be determined at seating place ----C----





### **Ordering Information**

Product Number	Conversion Rate	Lead Free	Temperature Range	Screening	Package	Package Marking
FMS3110KRC	100 Ms/s		0°C to 70°C	Commercial	48-Lead LQFP	3110KRC
FMS3110KRC_NL	100 Ms/s	Yes	0°C to 70°C	Commercial	48-Lead LQFP	3110KRC_NL
FMS3115KRC	150 Ms/s		0°C to 70°C	Commercial	48-Lead LQFP	3115KRC

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.